## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Jiong-Ping Lu, et al.

Serial No.:

N/A

Filed:

Herewith

For:

A METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE HAVING A SILICIDED GATE ELECTRODE AND A METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT

THE SAME

Group No.:

N/A

Examiner:

N/A

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

I hereby certify that this correspondence, including the attachments listed, is being deposited with the United States Postal Service, Express Mail - Post Office to Addressee, Receipt No.

Typed of printed name of p

## INFORMATION DISCLOSURE STATEMENT

Pursuant to the duty of disclosure under 37 C.F.R. § 1.56, Applicant submits this statement. This submittal is made in accordance with 37 C.F.R. §§ 1.97 and 1.98 and § 609 of the Manual of Patent Examining Procedure. The patents, publications and other information herein are listed below and on the attached Form PTO-1449. Copies of the listed references are submitted herewith.

## References:

Jakub Kedzierski, et al.; "ISSUES IN NiSi-GATED FDSOI DEVICE INTEGRATION"; 2003 IEEE.

Applicant hereby expressly reserves the right to swear behind the effective dates of any of the above Patents and to question the relevance and materiality of the Patents and Publications listed herein, in whole, in part, or in combination, subsequent to filing this Information Disclosure Statement. The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 20-0668.

Respectfully submitted,

HITT GAINES, P.C

Greg H. Parker

Registration No. 44,995

Date: \_ 3-26-01

Hitt Gaines, P.C.

P.O. Box 832570

Richardson, Texas 75083-2570

(972) 480-8800

PTO/SB/08B (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449/PTO				Complete if Known			
				Application Number	N/A		
INFO	DRMATION	I DIS	CLOSURE	Filing Date	Herewith		
STATEMENT BY APPLICANT				First Named Inventor	Jiong-Ping Lu, et al.		
(Use as many sheets as necessary)				Art Unit	N/A		
				Examiner Name	N/A		
Sheet	1	of	1	Attorney Docket Number	TI 37793		

NON PATENT LITERATURE DOCUMENTS							
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>				
		Jakub Kedzierski, et al.; "ISSUES IN NiSi-GATED FDSOI DEVICE INTEGRATION"; 2003 IEEE.					
·							
_	l						

Examiner	Date	
Signature	 Considered	

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.